Friday, July 18, 2008

key stream generator using Verilog HDL to implement in FPGA/ASIC’s

by Your Name 0 comments

Tag


Share this post:
Design Float
StumbleUpon
Reddit

Abstract : Data is encrypted with a key that can be a random string of bits, or some word or phrase that you pick. The key is like a password. It needs the same degree of secrecy and the same care in creating a word or phrase that cannot be guessed. The key is used by the encryption algorithm to scramble your data and to unscramble it on the other side. The project is for implementing the stream cipher since stream ciphers are more suitable for hardware implementation and real-time systems where bits of data are received serially.

Comments 0 comments

Subscribe feeds via e-mail
Subscribe in your preferred RSS reader

Subscribe feeds rss Recent Entries

Advertise on this site Sponsored links

Categories

Subscribe feeds rss Recent Comments

Technorati

Technorati
My authority on technorati
Add this blog to your faves